A tunneling field effect transistor (TFET) attracts attention, because TFET circuits can achieve better energy efficiency than conventional MOSFET circuits. Although design issues in ultra low voltage logic circuits, such as the minimum operatable voltage (V DDmin ), have been investigated for MOSFET's, V DDmin for TFET's have not been discussed. In this paper, V DDmin of TFET logic circuits is evaluated for the first time and a closed-form expression of V DDmin is derived, which indicates that the within-die threshold voltage variation (σ VT ) strongly affects V DDmin . In addition, since it is not clear how much the energy of the logic circuits is quantitatively reduced when both the subthreshold swing (S) and the power supply voltage are reduced, an analytical equation of the minimum energy of TFET logic circuits is also derived. From the derived equations, the design guideline is presented for the device engineers of TFET's that σ VT should be reduced as S decreases.
Introduction
A tunneling field effect transistor (TFET) is drawing attention with the expectation that a TFET circuit provides better energy efficiency than a conventional MOSFET counterpart by reducing leakage in ultra low voltage domain. [1] [2] [3] [4] [5] Power dissipation of CMOS logic circuits (P) is expressed as
where V DD is the supply voltage, ¡ is an activity ratio, C 0 is an input capacitance of a logic gate, such as an inverter or a NAND gate, I OFF is a leakage current of the logic gate, N is the total number of logic gates, and f CLK is a clock frequency. Thus, power delay product, that is, energy of CMOS logic circuits (E) is given by
where T CLK is a clock period. T CLK can be expressed as
where L DP is the depth of the critical path, K is a delay fitting parameter, 6) and I ON is ON current of the logic gate, which corresponds to the current to charge or discharge the load capacitance. Thus, Eq. (2) is rewritten by
If the circuit structure is identical, L DP , ¡, and N are constant. Assuming that K does not depend on V DD , the energy of CMOS logic circuits can be expressed in the standard notation as
where ² (= ¡/L DP K) is an effective time ratio and normally around 10 ¹3 for logic circuits. 7) Figure 1 shows the energy of TFET and MOSFET logic circuits (² = 10 ¹3 ) calculated by Eq. (5) . As shown in this figure, the energy has a minimum value at around 0.1 V for TFET and 0.31 V for MOSFET. This is because I OFF /I ON depends on V DD and increases as V DD is reduced. In the nominal V DD region, I OFF /I ON is much smaller than ², and hence the energy decreases as V DD is reduced. In the ultra low V DD region, on the other hand, I OFF /I ON is larger than ², and hence the energy increases as V DD is reduced. This means that the energy is minimized at a certain supply voltage, and here we define such voltage as V OPT and the minimum energy as E OPT . The closed-form expression of V OPT will be derived in Sect. 4 . In order to achieve the high energy efficiency, the circuit must be operated at V DD = V OPT .
As shown in Fig. 1 , V OPT of TFET logic circuits is much lower than that of MOSFET logic circuits. This is because V OPT depends on I OFF /I ON in Eq. (5), and I OFF /I ON of TFET's is smaller than that of conventional MOSFET's at the same V DD thanks to steeper S. It is not clear, however, how much V OPT and E OPT are quantitatively reduced when both the subthreshold swing (S) and V DD are reduced. Therefore, in this paper, analytical equations of V OPT and E OPT for TFET logic circuits are proposed in Sect. 4. These equations show that V OPT is proportional to S, and E OPT is proportional to the square of S.
Such ultra low V DD operation at V OPT could cause functional errors. A minimum operatable voltage (V DDmin ) is the lowest voltage at which these functional errors do not occur. 8) If V DDmin were higher than V OPT , minimum energy operation could not be achieved. Especially V OPT of TFET logic circuits is much lower than that of MOSFET logic circuits as shown in Fig. 1 , and hence investigations on V DDmin are essential for TFET logic circuits. Although variations in TFET devices have been analyzed in the previous works, 9, 10) it is not clear how such variations affect V DDmin . In this paper, V DDmin of TFET logic circuits is investigated for the first time, and it is revealed that V DDmin of TFET logic circuits can be modeled in the same manner as MOSFET logic circuits, which indicates that V DDmin is proportional to the standard deviation of the within-die threshold voltage (V TH ) variations (· VT ).
From the equations of V OPT and V DDmin derived in this paper for TFET logic circuits, this paper finally shows the design guideline for the device engineers of the steep S devices that · VT should be reduced in proportion to S.
The remainder of this paper is organized as follows. Section 2 explains the TFET model used in this paper. Using this model, V DDmin of TFET logic circuits is investigated and the simulation results are shown in Sect. 3. Section 4 derives the condition that V TH variation of TFET's must satisfy to achieve the minimum energy operation for TFET logic circuits and shows a guideline for the device engineers of the steep S devices. Finally, Sect. 5 concludes this paper.
TFET model used for simulation with V TH variability
To perform TFET circuit investigation under V TH variability, a device model is needed. A measured Si TFET device as an example is shown in Figs. 2 and 3. A compact model is elaborated and is implemented as a SPICE Verilog-A model, whose calculation result is shown in Fig. 4 and shows good agreement with the measurement. 11, 12) Discrepancy in very low current region is due to the gate leakage but the region is not used in the simulations in this paper.
With the manufactured device described above, it is impossible to achieve steep-S feature at ultra low V DD region and thus in the simulation below, a work function parameter is modified and Si is changed to Ge to enable low V DD operations, since Ge-based TFET's can achieve larger ON currents. [13] [14] [15] The resultant I DS -V DS characteristics which are used in this paper are shown in Fig. 5 . Esaki diode current component is included.
I DS -V GS characteristics in Figs. 5(c) and 5(d) show the cases when V TH is shifted by «30 mV through changing the work function parameter. The exact physical origin of the V TH variation is not in focus here but rather the existence of the V TH variation is important since V TH changes the current exponentially, which in turn affects the circuit behavior strongly. The compact model, being different from a table model, enables the V TH variability simulation.
Minimum operatable voltage of TFET logic circuits
In CMOS logic gates, there is a minimum operatable voltage, V DDmin , below which a logic LSI stops operating. Although the previous work 8) has proposed the theoretical model of V DDmin for conventional MOSFET logic circuits and verified the model with simulation and measurement results, it is not clear whether the model is applicable to TFET logic circuits. Thus, V DDmin model is investigated for TFET logic circuits and verified with simulations in this section. It should be noted that V DDmin determined by a logical failure due to setup and hold errors is not focused on in this paper.
I-V characteristics of MOSFET's in subthreshold region are written by 8) 
where I M0 is the current at V DS = V GS = 0 V, S is the subthreshold swing parameter, © is the DIBL coefficient and U T is the thermal voltage. Actually, I-V characteristics of TFET's in low V DS region differ from those of conventional MOSFET's shown in Eq. (6) . In this paper, the following approximated expression of I-V characteristics of TFET's based on Eq. (6) is introduced for the ease of derivation of V DDmin as
where I T0 is the current at V DS = V GS = 0 V, S is the average subthreshold swing parameter, and m is the saturation voltage constant, which corresponds to the thermal voltage (U T ) for MOSFET's. Figure 6 shows I DS -V GS characteristics of TFET calculated by Eq. (7) and obtained by SPICE simulations with the compact model described in Sect. 2. Strictly speaking, S has voltage dependence in TFET as shown in Fig. 6 . However, it is small at ultralow V DD . Hence, in carrying out the theoretical calculation, S is approximated as an average over 0 and 0.1 V.
The closed-form expression of V DDmin for MOSFET logic circuits has been derived from the subthreshold characteristics of MOSFET's shown in Eq. (6). 8) Based on this derivation, V DDmin of TFET logic circuits can be derived from Eq. (7) as
where N is the number of gates and k is the device-dependent parameter. · VT is defined as
where · VT,P and · VT,N are standard deviations of the withindie V TH variation of pTFET and nTFET, respectively, as shown in Figs. 5(c) and 5(d). In this paper, it is assumed that V TH is normally distributed. In order to evaluate the validity of Eq. (8), V DDmin 's of TFET logic gates are also obtained by Monte Carlo SPICE simulations. These simulations comply with the procedure described in the previous work. Fig. 7 , V DDmin of TFET logic circuits is proportional to the square-root of logarithm of the number of gates and its slope and y-intercept depend on · VT and S, respectively, which is the same conclusion drawn for a normal MOSFET case.
8) The derivation is based on inverters but it was shown that the expression works well with NAND's and NOR's. 8) It has been reported that the TFET drain current has temperature dependence but the major effect is on magnitude of the drain current and temperature dependence of S at low voltage region is small. 11, 12) In this section, V DDmin of TFET logic circuits was investigated and we conclude that V DDmin of TFET logic circuits can be modeled in the same manner as MOSFET's.
V TH variation required for minimum energy operation
In this section, V OPT and E OPT expressions of MOSFET and TFET logic circuits are analytically derived. From those expressions and V DDmin expression described in Sect. 3, the condition that the within-die V TH variation must satisfy to achieve the minim energy operation is derived. This will be a guideline for the device engineers of the steep S devices.
The energy of MOSFET circuits (E) is given from Eq. (5) by
In the subthreshold region, I-V characteristics of MOSFET's are given by Eq. (6). Therefore, the energy can be expressed as
As shown in Fig. 1 , the energy is minimized at V DD = V OPT . Thus, V OPT satisfies the following equation:
Thus, V OPT is derived as
where W ¹1 (x) is the lower branch of lambert W function. Although V OPT has been derived in the previous work, 6) an approximate expression V OPT,approx of Eq. (13) is newly introduced in this paper to understand the dependence of V OPT on ² analytically as follows: Figure 8 shows V OPT and V OPT,approx . The relative error («V OPT ¹ V OPT,approx «/V OPT ) is less than 3.2% under the condition of 10 < S < 120 mV/dec and 10 ¹3 < ² < 10 ¹5 , which means V OPT,approx is a good approximation of V OPT . It is not easy to understand the dependence of V OPT on ² in Eq. (13) . However, Eq. (14) clearly indicates that V OPT is reduced as ² increases. Equation (14) suggests that V OPT is proportional to S, that is, V OPT is reduced as S decreases. Figure 9 shows V OPT calculated by Eq. (14) . V OPT 's of MOSFET and TFET logic circuits obtained by SPICE simulations are also plotted. The simulated V OPT of TFET circuits agrees with V OPT calculated by Eq. (14), because I-V characteristics of TFET's can be expressed in the same manner as those of MOSFET's as shown in Eq. (7), which indicates that Eq. (14) is also applicable to TFET logic circuits.
The minimum energy E OPT is expressed as
Here, an approximate expression of E OPT is also introduced to clarify the dependence of E OPT on ² as Figure 10 shows E OPT and E OPT,approx . The relative error («E OPT ¹ E OPT,approx «/E OPT ) is less than 7.7% under the condition of 10 < S < 120 mV/dec and 10 ¹3 < ² < 10 ¹5 , which means E OPT,approx is a good approximation of E OPT . Equation (16) indicates that E OPT is a quadratic function of S. S of the state-of-the-art MOSFET's is around 90 mV, whereas S of the TFET's used in this work is 30 mV. Equation (16) implies that the energy of TFET logic circuits can be reduced by 1/9 compared with MOSFET logic circuits if all the other parameters such as capacitances of TFET and MOSFET circuits (C 0 ) are identical. V DDmin could be an obstacle to achieve such energy reduction in TFET logic circuits. The rise in V DDmin is caused by the increase in the within-die V TH variation (· VT ) as explained in Sect. 3, and hence we discuss here how small · VT should be controlled to achieve the minimum energy operation.
In order to achieve the minimum energy operation, circuits must be functional at V OPT , that is, V DDmin is less than V OPT (V DDmin < V OPT ). From Eqs. (8) and (13) , · VT must satisfy the following condition:
where · VT,max is the maximum · VT required for the correct operation at V DD = V OPT . Figure 11 shows · VT,max as a function of S for 1M and 10B gate logic circuits. In this figure, it is assumed that the strengths of pMOS and nMOS are perfectly balanced and © is 0.1 for MOSFET logic circuits. · VT,max is proportional to S, as explained in Eq. (17), which means that V TH variation (· VT ) should be reduced as S becomes steeper. For 1M-gate logic circuits, · VT has to be controlled within 15 mV to achieve operation at V OPT of 0.1 V. It should be noted that the methodology described here is applicable to the other TFET cases where S is different.
Conclusions
In this paper, the design guideline for the device engineers of the steep subthreshold swing (S) devices was presented. The energy of TFET logic circuits decreases as the supply voltage (V DD ) is reduced, and the energy becomes minimum at V DD = V OPT . Such reduction of V DD is limited by the minimum operatable voltage (V DDmin ), because the logic gates with less than V DDmin have functional errors. Therefore, in this paper, analytical equations of V DDmin and the minimum energy (E OPT ) of TFET logic circuits at V DD = V OPT were proposed. By using the proposed equations, it was clarified for the first time that V DDmin is proportional to the standard deviation of the within-die threshold voltage variations (· VT ), V OPT is proportional to S, and E OPT is proportional to the square of S. For example, when the conventional MOSFET's with S of 90 mV/dec are replaced with TFET's with S of 30 mV/dec and both · VT and V DD of TFET are reduced to 1/3 of those of the conventional MOSFET, E OPT of TFET is reduced to 1/9 of that of the conventional MOSFET, if all the other parameters are assumed to be the same between the conventional MOSFET and TFET. Therefore, we concluded that · VT of TFET's should be reduced in proportion to S. 
